Espressif Systems /ESP32-P4 /H264_DMA /IN_INT_CLR_CH4

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IN_INT_CLR_CH4

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IN_DONE_CH4_INT_CLR)IN_DONE_CH4_INT_CLR 0 (IN_SUC_EOF_CH4_INT_CLR)IN_SUC_EOF_CH4_INT_CLR 0 (IN_ERR_EOF_CH4_INT_CLR)IN_ERR_EOF_CH4_INT_CLR 0 (IN_DSCR_ERR_CH4_INT_CLR)IN_DSCR_ERR_CH4_INT_CLR 0 (INFIFO_OVF_L1_CH4_INT_CLR)INFIFO_OVF_L1_CH4_INT_CLR 0 (INFIFO_UDF_L1_CH4_INT_CLR)INFIFO_UDF_L1_CH4_INT_CLR 0 (INFIFO_OVF_L2_CH4_INT_CLR)INFIFO_OVF_L2_CH4_INT_CLR 0 (INFIFO_UDF_L2_CH4_INT_CLR)INFIFO_UDF_L2_CH4_INT_CLR 0 (IN_DSCR_EMPTY_CH4_INT_CLR)IN_DSCR_EMPTY_CH4_INT_CLR 0 (IN_DSCR_TASK_OVF_CH4_INT_CLR)IN_DSCR_TASK_OVF_CH4_INT_CLR

Description

RX CH4 interrupt clr register

Fields

IN_DONE_CH4_INT_CLR

Set this bit to clear the IN_DONE_CH_INT interrupt.

IN_SUC_EOF_CH4_INT_CLR

Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.

IN_ERR_EOF_CH4_INT_CLR

Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.

IN_DSCR_ERR_CH4_INT_CLR

Set this bit to clear the INDSCR_ERR_CH_INT interrupt.

INFIFO_OVF_L1_CH4_INT_CLR

Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.

INFIFO_UDF_L1_CH4_INT_CLR

Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.

INFIFO_OVF_L2_CH4_INT_CLR

Set this bit to clear the INFIFO_OVF_L2_CH_INT interrupt.

INFIFO_UDF_L2_CH4_INT_CLR

Set this bit to clear the INFIFO_UDF_L2_CH_INT interrupt.

IN_DSCR_EMPTY_CH4_INT_CLR

Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.

IN_DSCR_TASK_OVF_CH4_INT_CLR

Set this bit to clear the IN_DSCR_TASK_OVF_CH_INT interrupt.

Links

() ()